We have fabricated strained Ge channel ptype metal-oxide-semiconductor field-effect transistors (p-MOSFETs) on Si 0.3 Ge 0.7 virtual substrates. The poor interface between silicon dioxide (SiO 2 ) and the Ge channel was eliminated by capping the strained Ge layer with a relaxed, epitaxial silicon surface layer grown at 400ºC. Ge p-MOSFETs fabricated from this structure show a hole mobility enhancement of nearly 8 times that of co-processed bulk Si devices, and the Ge MOSFETs have a peak effective mobility of 1160 cm 2 /V-s. These MOSFETs demonstrate the possibility of creating a surface channel enhancement mode MOSFET with buried channellike transport characteristics.
I. INTRODUCTION
As device scaling reaches its outermost limits, control over carrier mobility by channel engineering has emerged as the final variable for dramatic improvements in the performance of metal-oxide-semiconductor field-effect transistors (MOSFETs). Low defect density relaxed silicon germanium (Si 1-x Å /s), and even growing a 20Å layer takes an impractically long time. Therefore growth is initiated at 400°C and the temperature is increased to 450°C where it is held for some time. SiH 4 decomposition on a germanium-rich surface exhibits a slightly elevated rate compared to decomposition over a silicon-rich surface due to differences in surface energy 19 , allowing a 10Å layer of Si to completely cover the Ge in a reasonable amount of time. However, once the surface regains its silicon-like character, the growth rate decays back to 1×10 -5 Å/s. In order for Si growth to proceed, the temperature is raised to 550°C, and the Si cap layer is grown to a total thickness of approximately 50-60Å. As can be seen in figure 1, this growth process yields an exceptionally flat Ge channel and Si cap. Note that, in contrast to the compressive Ge channel, the Si cap layer is substantially relaxed (dislocated), since it is grown beyond its critical layer thickness.
III. MOSFET FABRICATION Large geometry (L gate = 200µm) ring transistors were fabricated using a self-aligned, one-mask level short flow process, the details of which are reported elsewhere. 20 The gate stack consists of 3000Å of low temperature oxide (LTO) followed by 500Å of poly-silicon, and a schematic of the device wafer including epitaxial growth and CMP steps is shown in figure 2 . Before boron implantation and metallization, the gate is slightly undercut to form a T-shape, allowing for a natural lift-off process when the metal is evaporated onto the wafers at normal incidence. These transistors measure true mobility in MOSFETs when extracted properly, and the thick gate oxide allows the transport in the channel to be investigated at a wide range of vertical electrical fields, including the large fields used in scaled MOSFET devices. 20
IV. HOLE MOBILITY ENHANCEMENT Figure 3 (a) shows the effective mobility extracted from two device wafers (here labelled UHV_338 and UHV_328) and a bulk silicon control at 300K. To the author's knowledge, the peak mobility of 1160 cm 2 /V-s represents the highest effective mobility ever measured in a ptype MOSFET at room temperature. As can be seen in figure 3(b) , the strained germanium channel devices maintain a mobility enhancement of approximately 8 times that of the control over a wide range of vertical fields. UHV_328 and UHV_338 are identical in structure, except that UHV_328's as-grown Si cap thickness is 60Å while UHV_338's as-grown Si cap thickness is 50Å. Native oxide formation and cleaning steps reduce the top Si thickness to 35Å for UHV_328 and 25Å for UHV_338. At high vertical field, figure 3(b) shows that UHV_328 has a degraded mobility enhancement compared to UHV_338, strongly suggesting that part of the hole wave function can be pulled into the lower mobility Si cap layer. Despite this, UHV_328's mobility enhancement at high fields is still quite significant, indicating that the hole wave function is largely confined in the compressive Ge even in the presence of a parallel conduction path above the channel. The consistency of UHV_338's mobility enhancement over a wide range of vertical electrical fields shows that maintaining a sufficiently low Si cap thickness allows the high field mobility enhancement to be completely preserved. 
